A simple delay-line 4-PPM demodulator with near-optimum performance
نویسندگان
چکیده
منابع مشابه
4-phase Sequences with Near-optimum Correlation Properties
Two families of 4-phase sequences are constructed using irreducible polynomials over Z4. Family d has period L = 2' 1, size L +2, and maximum nontrivial correlation magnitude C,,, 5 1 + m, where r is a positive integer. Family has period L = 2(2' l), size ( L + 2)/4, and C,,, 5 2 + m. Both families are asymptotically optimal with respect to the Welch lower bound on C,,, for complex-valued seque...
متن کاملAn Adaptive Subsample Delay Estimator using a Quadrature Demodulator
An on-line delay estimation algorithm based upon an analogue quadrature phase detector that is suitable for determining the subsample delay between two noisy sinusoidal signals is introduced. The new estimator uses a discrete-time quadrature technique to directly update the delay estimate, which is in turn used to adapt the coefficients of a simple fractional delay filter (FDF). The estimator i...
متن کاملOptimum receiver performance of TH-PPM ultra wideband system in multiple user interference
This paper demonstrates optimum receiver performance in terms of bit error rate (BER) for time hopping pulse position modulation (TH-PPM) ultra wideband (UWB) system in multiple user interference environment for indoor radio communication. Equal gain combining and selective gain combining have been demonstrated in terms of ideal RAKE (ARAKE), selective RAKE (SRAKE) and partial RAKE (PRAKE) rece...
متن کاملPerformance of the Time-Delay Digital Tanlock Loop as PM Demodulator in Additive Gaussian Noise
In a previous work we proposed a phase-lock structure called the time-delay digital tanlock loop (TDTL). This digital phase-locked loop (DPLL) performs nonuniform sampling and utilizes a constant time-delay unit instead of the constant 90-degrees phase-shifter used in conventional tanlock structures. The TDTL reduces the complexity of implementation and avoids many of the practical problems ass...
متن کاملMDLL & Slave Delay Line performance analysis using novel delay modeling
In this paper, we present a novel approach to comprehensively verify timing sensitive blocks, specifically Delay Lines and Delay Locked Loops by modelling transient behavior into the RTL. This paper focuses on reduction of simulation time and increase in design turnaround time. Information gathered from a small set of spice simulations is modelled into a Verilog based environment, which gives s...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Optics Express
سال: 2012
ISSN: 1094-4087
DOI: 10.1364/oe.20.005270